AND Gate
Output is 1 only when all inputs are 1.
2 Input
IN A
IO
IN B
IO
AND
OUT (Y)
Logic Analyzer / Timing Diagram
Input A
Input B
Output Y